APPENDIX A – 24/8 Update Method

```
if (prefix_length <= 24) {
   prefix_diff = 24 - prefix_length;
   prefix = ip addr >> (32 - prefix length);
   for (ui = 0; ui < (1 << prefix_diff); ui++) {
       // compute index into first level table T1_RIB
       t1_index = (prefix << prefix_diff) + ui;</pre>
       result[15:0] = T1 RIB[t1 index];
       if (result[15] == 1'b0) {
          // the first bit in T1 RIB is 0
          old_prefix_length = result[5:0];
          if (old_prefix_length <= prefix_length) {</pre>
              // update with new next hop and prefix length
                 T1_RIB[t1_index] = (next hop <<6 +prefix length)</pre>
                 & 0x7FFF;
       else { // the first bit is 1
          for (uj = 0; uj < 256; uj++) {
             t2_index = result[14:6] <<8 +uj;
             t2_result[15:0] = T2_RIB[t2_index];
                 if (t2_result[5:0] <= prefix_length) {</pre>
                     // assign next next hop and prefix length
                    T2_RIB[t2_index] = (next_hop << 6) + prefix_length;</pre>
             } // end of FOR loop
          } // end of ELSE loop
      } // end of FOR loop
   } // end of IF loop
else { // i.e., prefix length > 24
      offset_size = 32 - prefix_length;
   prefix_diff = prefix_length - 24;
   t1_index = ip_addr[31:8];
   t1_result[15:0] = T1_RIB[t1_index];
   // find the end bit position in the ip address and compute offset
   offset = ip addr[7:offset size];
```

```
if (t1_result[15] == 1'b0) { // the first bit is 0 in T1_RIB
       index = get_index(); // get a new index into T2_RIB
       // compute the begin & end address of the segment in T2 RIB
       segment_begin_addr = (index << 8) + offset;</pre>
       segment_end_addr = (index <<8) + offset +</pre>
       (1 << offset_size) - 1;
       // update T1_RIB with the next index and mark 1st bit to 1
       T1 RIB[t1 index] = (index << 6) | 0x8000;
       for (uj = 0; uj < 256; uj++) {
          t2 index = (index << 8) + uj;
          if ( (t2 index >= segment begin addr) &&
              (t2_index <= segment end addr) ) {
             // this is the segment needs to be updated
             // with new NH and prefix length information.
             T2_RIB[t2 index] = (next hop << 6) + prefix length;
          else { // update unmatching segment with old NH & PL
                 T2 RIB[t2 index] = t1 result[15:0];
          } // end of FOR loop
       } // end of IF loop
   else { // the first bit in T1_RIB is 1
index = t1_result[14:6];
       // compute the begin & end address of the segment in T2 RIB
       segment begin addr = (index << 8) + offset;</pre>
       segment_end_addr = (index <<8) + offset +</pre>
       (1 << offset_size) - 1;
       for (uj = 0; uj < 256; uj++) {
           t2 index = (index << 8) + uj;
           if ( (t2 index >= segment begin addr) &&
              (t2 index <= segment end addr) ) {
             // this is the segment matching the prefix
             old_prefix_length = T2_RIB[t2_index] & 0x003F;
             if (old_prefix_length <= prefix_length) {</pre>
                 // need to update wit new NH and PL
                 T2_RIB[t2_index] = (next_hop<<6)+prefix length;
          } // end of IF loop
      } // end of FOR loop
   } // end of ELSE loop
} // end of ELSE loop
```

APPENDIX B -- Pseudo Code of 24/8c Route Lookup Method

```
// get segment and offsets from IP address
  segment[17:0] = ip addr[31:14];
  offset1[5:0] = ip addr[13:8];
  offset2[7:0] = ip_addr[7:0];
  t1_result[95:0] = T1_RIB[segment];
// compute the number of ones in the bit map
  all ones = compute num_ones_in_bitmap(t1_result[95:0]);
  K = 95 - offset1[5:0];
  leading ones = compute num ones in bitmap(t1 result[95:K]);
  if (all_ones <= 2) {
if (leading ones == 1)
nhpl[15:0] = t1 result[31:16];
nhpl[15:0] = t1 result[15:0];
  else { // the total number of one's is more than 2
      address = t1 result[31:0];
      current address = address + leading ones - 1;
      // retrieve nhpl value stored in the address
      nhpl[15:0] = *current address;
  if ( (nhpl[15] == 1'b0) { // first bit in NHPL is 0
    next hop = nhpl[14:6];
 else { // first bit in NHPL is 1
    index t2 = nhpl[14:0];
    t2_index = index_t2 << 8 + offset2;</pre>
    t2_{result[15:0]} = T2_{RIB[t2_{index]}};
   next hop = t2 result[15:6];
```

APPENDIX C -- Pseudo Code of 24/8c Route Update Method

```
segment = ((ip addr)>>14); // get the first 18 significant bits
new_nhpl = (next_hop<<6) + prefix_length; // compute new NHPL</pre>
if (prefix length <= 18) {
  // NO need to change the bitmap
 // only need to update NHPL array as needed
 pl diff = 18 - prefix length;
  t1 base = (segment>>pl diff) <<pl diff;</pre>
 for (ti = 0; ti < (1<<pl diff); ti++) {
    t1 index = t1 base + ti;
    t1 result = &(T1 RIB[t1 index]);
    bmp = t1_result->bmp; // bmp stores 64 bitmap t1_entry[95:32];
    all ones = count_leading_ones(bmp, 63);
    for (i = 1; i <= all_ones; i++) {
    // walk throught the NHPL array and make changes as needed
    // get the old nhpl
    // i indicates the leading ones
    nhpl = get current nhpl(t1 result, all ones, i);
    if ( (nhpl \& 0x8000) == 0) { // marker bit is 0
      old pl = (nhpl & 0x003F);
      if ( (old pl <= prefix length) && (nhpl != new nhpl) ) {</pre>
        // update T1 RIB with new nhpl
        replace_current_nhpl(t1 result, all ones, i, new nhpl);
    else { // marker bit is 1
      t2 index = ((nhpl & 0x7FFF) << 8); // times 256
      begin index = t2 index;
      end index = t2 index + 255;
      update_t2_rib(begin_index, end_index, prefix length, next_hop);
   } // end of for (i = 1; i <= all_ones; ...)</pre>
  } // end of for (ti = 0; ...)
} // end of if (prefix length <= 18)</pre>
else if (prefix_length <= 24) { // 18 < prefix length <= 24
 // get the next 6 bits after the significant 18 bits as offset1
 offset1 = ((ip addr<<18)>>26); // 6 bits
 pl_diff = 24 - prefix_length;
 t1 result = &(T1 RIB[segment]);
 t1_bmp_base = ( (offset1 >> pl_diff) << pl diff);</pre>
 for (ti = 0; ti < (1 << pl diff); ti++) {
   pos = t1 bmp_base + ti; // get the bit position
    // count the number of all ones and leading ones
   bmp = t1 result->bmp;
    all ones = count leading ones(bmp, 63);
```

```
leading ones = count leading ones(bmp, pos);
// get the old prefix info
nhpl = get current nhpl(t1 result, all ones, leading ones);
if ( ( (nhpl & 0x8000) == 0) && (nhpl != new nhpl) ) {
// the marker bit is 0 and new nhpl is NOT equal to the old nhpl
// in this case, we may need to change bitmap and nhpls
old pl = (nhpl & 0x003F);
if (old_pl <= prefix_length) {</pre>
  // update with new nhpl and update bitmap
  cb = ((bmp << pos) >> 63); // get current bit
  if (pos == 0) { // this is the first bit
    // get the next bit
   nb = ((bmp << (pos + 1)) >> 63);
    if (nb == 0) { // change the bitmap "10x" --> "11x"
      t1 result->bmp |= 0xC000000000000000L;
      // since pos == 0, leading ones has to be 1
      insert before pos nhpl(t1 result, all ones, 1, new nhpl);
    else { // nb == 1
      next nhpl = get_next_nhpl(t1_result,all_ones,leading_ones);
      if ( next_nhpl == new_nhpl) {
        // change the bitmap "11x" --> "10x", set next bit to 0
       bits mask = (1LL << (62-pos));
       t1_result->bmp &= ~bits_mask;
       delete current nhpl(t1 result, all ones, leading ones);
      else { // no need to change the bitmap "11x"
       replace current nhpl(t1 result, all ones, 1, new nhpl);
  } // end of if (pos == 0)
  else if (pos == 63) \{ // \text{ end bit }
    if (cb == 0) { // current bit is 0
      // change bit map from "x0" --> "x1"
      t1_result->bmp = (t1_result->bmp | 0x000000000000001LL);
      insert_after_pos_nhpl(t1_result, all_ones, leading_ones,
                     new nhpl);
    else { // cb == 1
      // get previous nhpl
     prev_nhpl = get_prev_nhpl(t1_result,all_ones,leading_ones);
      if (new_nhpl == prev_nhpl) { // P C --> P
        // change bit map from "x1" --> "x0"
       delete_current_nhpl(t1_result, all_ones, leading_ones);
```

```
else { // new nhpl != prev_nhpl, P C -- > P N
      // no need to change bitmap
      replace_current_nhpl(t1_result, all_ones, leading_ones,
                     new nhpl);
  }
} // end of if (pos == 63)
else { // this is a middle bit
  // get the next bit
 nb = ((bmp << (pos + 1)) >> 63);
  if ((cb == 0) \&\& (nb == 0)) { // bmp: "x00x"}
    // change bitmap "x00x" --> "x11x"
    // 0...0110..0 where the first 1 starts at pos
    bits mask = ((1LL < (63-pos)) | (1LL < (62-pos)));
    t1 result->bmp |= bits mask;
    insert_after_pos_dup_nhpl(t1_result, all_ones,
                      leading ones, new nhpl);
  } // end of (cb == 0, nb == 0)
  else if ( (cb == 0) && (nb == 1) ) { // bmp: "x01x"
    // get next nhpl
    next_nhpl = get_next_nhpl(t1_result,all_ones,leading_ones);
    if (next_nhpl != new_nhpl) { // F != N
      // change bitmap "x01x" --> "x11x"
      bits mask = ( (1LL<<(63-pos)) | (1LL<<(62-pos)) );
      t1 result->bmp |= bits mask;
      insert after_pos_nhpl (t1_result, all_ones,
                       leading ones, new nhpl);
    else \{ // F == N \}
      // change bitmap "x01x" --> "x10x"
      bits_mask = (1LL<<(63-pos));
      // set pos bit to 1
      t1 result->bmp |= bits_mask;
      // set the next bit to 0
      bits_mask = (1LL<<(62-pos));
      t1_result->bmp &= ~bits_mask;
    // NO need to change NHPL array
  else if ( (cb == 1) && (nb == 0) ) { // bmp: "x10x"}
    prev_nhpl = get_prev_nhpl(t1_result,all_ones,leading_ones);
    if (prev_nhpl != new_nhpl) { // P != N
      // change bit map "x10x" --> "x11x"
      bits mask = ((1LL < (63-pos)) | (1LL < (62-pos)));
      t1_result->bmp |= bits_mask;
```

```
insert_before_pos_nhpl (t1_result, all_ones,
                        leading ones, new nhpl);
      else \{ // P == N \}
        // change bit map "x10x" --> "x01x"
       // set pos bit to 0
       bits mask = (1LL << (63-pos));
        t1 result->bmp &= (~bits_mask);
        // set the next bit to 1
       bits_mask = (1LL<<(62-pos));
        t1_result->bmp |= bits_mask;
        // NO need to change NHPL array
   }
   else if ( (cb == 1) && (nb == 1) ) { // bmp: "xllx"}
     next nhpl = get next nhpl(t1 result,all ones,leading ones);
     prev nhpl = get prev nhpl(t1 result,all ones,leading ones);
      if (next nhpl == new nhpl) { // P C F --> P F
        // change the bitmap "x11x" --> "x10x"
        // set the next bit to 0
       bits mask = (1LL << (62-pos));
        t1 result->bmp &= ~bits mask;
        delete current_nhpl (t1_result, all_ones, leading_ones);
      else if (prev nhpl == new_nhpl) { // P C F --> P F
       // change the bitmap "x11x" --> "x01x"
       // set the current bit to 0
       bits mask = (1LL < (63-pos));
        t1 result->bmp &= ~bits mask;
        delete_current_nhpl (t1_result, all_ones, leading ones);
      else { // P C F --> P N F
        // no need to change the bitmap "x11x"
        replace_current_nhpl (t1_result, all_ones,
                        leading_ones, new_nhpl);
      // end of if ( (cb == 1) && (nb == 1))
  } // End of else this is a middle bit
} // end of if (old_pl <= prefix_length)</pre>
} // end of if ( ( (nhpl & 0x8000) == 0) && (nhpl != new_nhpl) )
else if ( (nhpl \& 0x8000) != 0) { // the marker bit is 1
  // NO need to change bitmap pattern
  // only need to update T2_RIB
 index = (nhpl & 0x7FFF);
 t2 index = (index << 8);
 begin index = t2 index;
 end index = t2_index + 255;
 update t2 rib(begin index, end index, prefix length, next_hop);
} // end of if ( (nhpl & 0x8000) != 0)
```

```
} // end of for (ti = 0; ti < (1<<pl_diff); ...)</pre>
 } // end of if (prefix_length <= 24)</pre>
 else { // prefix length > 24
   offset1 = ((ip addr<<18)>>26);
   pl diff = prefix length - 24;
   // get the significant bits after the first 24 significant bits
   offset temp = ( (ip addr<<24) >> (32 - pl_diff) );
   offset t2 = ( offset_temp << (32 - prefix_length) );
   segment size = (1 << (32 - prefix length));</pre>
   t1_result = &(T1_RIB[segment]);
   bmp = t1 result->bmp;
   pos = offset1;
   // count the number of all ones and leading ones
   all ones = count leading ones (bmp, 63);
   leading ones = count leading_ones(bmp, pos);
   // get the old prefix info
   nhpl = get_current_nhpl(t1_result, all_ones, leading_ones);
   if ( (nhpl \& 0x8000) == 0) { // the marker bit is 0
   // DO need to change bitmap
     t2_index = get_t2_index();
     begin index = (t2 index << 8);
      end index = begin index + 255;
cb = ((bmp << pos) >> 63); // get current bit
      // marker the first bit to 1
      t1 new_nhpl = (t2_index | 0x8000);
      if (pos != 63) { // this is NOT the end bit
        // get current bit and next bit
        nb = ((bmp << (pos + 1)) >> 63);
        // for all cases, we need to change bitmap to "xx" -- >"11"
        bits mask = ( (1LL<<(63-pos)) | (1LL<<(62-pos)) );
        t1_result->bmp |= bits_mask;
        if ( (cb == 0) && (nb == 0) ) { // bitmap: "00x" -- > "11x"
          insert_after_pos_dup_nhpl(t1_result, all_ones,
                            leading_ones, t1_new_nhpl);
        }
        else if ( (cb == 0) && (nb == 1) ) { // bitmap:"00x" -- > "11x"
        insert after pos_nhpl (t1_result, all_ones,
                         leading ones, t1 new nhpl);
        }
        else if ( (cb == 1) && (nb == 0) ) { // bitmap:"00x" -- > "11x"
          insert before pos nhpl (t1 result, all_ones,
                          leading ones, t1_new_nhpl);
        }
```

}

```
else if ( (cb == 1) && (nb == 1) ) { // bitmap:"00x" -- > "11x"
      replace current nhpl (t1 result, all ones,
                    leading ones, t1 new nhpl);
  } // end of if (pos != 63)
  else { // end bit
    if (cb == 0) { // change bitmap: "x0" --> "x1"
        // change bit map from "x0" --> "x1"
        t1 result->bmp |= 0x000000000000001LL;
        insert_after_pos_nhpl(t1_result, all_ones, leading_ones,
                        t1_new_nhpl);
    else { // cb == 1
      // no need to change bitmap
      replace current nhpl (t1 result, all ones,
                    leading ones, t1 new nhpl);
    }
  }
  // update T2 RIB with old nhpl for those nonmatching segment
  // update T2 RIB with new nhpl for those matching segment
  begin_segment_index = begin_index + offset_t2;
  end segment index = begin segment index + segment size - 1;
  first_update_t2_rib(begin_index, end_index, begin_segment_index,
                end segment index, nhpl, new nhpl);
else { // the marker bit is 1
  // no need to change bitmap
  t2 index = (nhpl & 0x7FFF);
  begin_index = (t2_index << 8) + offset_t2;</pre>
  end index = begin index + segment size - 1;
  update_t2_rib(begin index, end_index, prefix_length, next_hop);
}
```

APPENDIX D. Extended Xtensa Instructions with TIE

```
state o lookup1 96
// field nhop1 o lookup1[31:16]
// field nhop2 o lookup1[15:0]
// field nhopaddr = o lookup1[31:0]
state leading_ones 32
// state all ones 32
interface
                                32
               VAddr
                                        core
                                                out
interface
               LSSize
                                5
                                                out
                                        core
interface
               MemDataIn128
                                128
                                        core
                                                in
interface
               MemDataIn16
                                16
                                        core
                                                in
opcode LOAD128 op2=0 CUST0
opcode ALLONES op2=1 CUST0
opcode GETNHOPADDRFROMT1 op2=2 CUST0
opcode INDEXFORT2 op2=3 CUST0
opcode GETNHOPFROMT2 op2=4 CUST0
opcode LEADONES op2=5 CUST0
opcode GETNHOPADDRFROMADDR op2=6 CUST0
iclass load1 {LOAD128} {out arr, in ars, in art} {out o lookup1} {
       out VAddr, out LSSize, in MemDataIn128
//
// 128 bit load from memory. MemDataIn128[127:64] has the bit map
// MemDataIn128[63:32] stores either two next hops (each of which is
// is a 16 bit data or a 32 bit address pointing to a list of
// next hops.
//
reference LOAD128 {
 assign LSSize = 5'b10000;
 assign VAddr = ars + art;
 assign arr = MemDataIn128[63:32];
 assign o lookup1 = {MemDataIn128[127:32]};
//
// loads from memory is a 2 cycle operation
schedule S1 {LOAD128} {def o lookup1 2; def arr 2;}
iclass comp1 {ALLONES} {out arr} {in o lookup1} {
// Count occurence of all ones in the 64 bit bitmap array
//
// Method is 32 1-bit adders at the first level
//
                16 2-bit adders at the second level
//
                8 3-bit adders at the third level
                4 4-bit adders at the fourth level
11
                2 5-bit adders at the fifth level
//
                1 6-bit adder at the sixth level
//
II
// Reason for parallelism is to speed up performance of
// addition. Hardware implementation for multi-bit adders
```

52

```
// is implemted as ripple carry adders.
// In order to understand the number of stages in this
// implementation
// 6 XOR stages at the RTL level.
// 15 CARRY STAGES (1+2+3+4+5)
// Totaling 21 stage design
reference ALLONES {
// first level description
 wire[1:0] w0 0;
  wire[1:0] w0 1;
  wire[1:0] w0 2;
  wire[1:0] w0_3;
  wire[1:0] w0 4;
  wire[1:0] w0 5;
  wire[1:0] w0 6;
  wire[1:0] w0 7;
  wire[1:0] w0 8;
  wire[1:0] w0 9;
  wire[1:0] w0_10;
  wire[1:0] w0 11;
  wire[1:0] w0 12;
  wire[1:0] w0_13;
  wire[1:0] w0_14;
  wire[1:0] w0 15;
  wire[1:0] w0 16;
  wire[1:0] w0_17;
  wire[1:0] w0 18;
  wire[1:0] w0_19;
  wire[1:0] w0_20;
  wire[1:0] w0 21;
  wire[1:0] w0_22;
  wire[1:0] w0_23;
  wire[1:0] w0 24;
  wire[1:0] w0_25;
  wire[1:0] w0_26;
  wire[1:0] w0 27;
  wire[1:0] w0_28;
  wire[1:0] w0 29;
  wire[1:0] w0 30;
  wire[1:0] w0_31;
// second level description
  wire[2:0] w1 0;
  wire[2:0] w1_1;
  wire[2:0] w1_2;
  wire[2:0] w1 3;
  wire[2:0] w1_4;
  wire[2:0] w1_5;
```

```
wire[2:0] w1 6;
 wire[2:0] w1 7;
 wire[2:0] w1 8;
 wire[2:0] w1 9;
 wire[2:0] w1 10;
 wire[2:0] w1 11;
 wire[2:0] w1_12;
 wire[2:0] w1 13;
 wire[2:0] w1 14;
 wire[2:0] w1_15;
// third level description
 wire[3:0] w2_0;
 wire[3:0] w2 1;
 wire[3:0] w2 2;
 wire[3:0] w2 3;
 wire[3:0] w2 4;
 wire[3:0] w2_5;
 wire[3:0] w2_6;
 wire[3:0] w2 7;
// fourth level description
 wire[4:0] w3_0;
 wire[4:0] w3_1;
 wire[4:0] w3 2;
 wire[4:0] w3 3;
// fifth level description
 wire[5:0] w4 0;
 wire[5:0] w4 1;
 assign w0 0 = o lookup1[95] + o lookup1[94];
 assign w0_1 = o_lookup1[93]+o_lookup1[92];
 assign w0_2 = o_lookup1[91]+o_lookup1[90];
 assign w0 3 = o lookup1[89] + o lookup1[88];
 assign w0 4 = o lookup1[87] + o lookup1[86];
  assign w0 5 = o lookup1[85]+o_lookup1[84];
 assign w0 6 = o lookup1[83]+o lookup1[82];
  assign w0 7 = o lookup1[81] + o lookup1[80];
 assign w0_8 = o_lookup1[79]+o_lookup1[78];
 assign w0 9 = o lookup1[77] + o lookup1[76];
  assign w0 10 = o lookup1[75] + o lookup1[74];
 assign w0 11 = o lookup1[73]+o lookup1[72];
  assign w0 12 = o lookup1[71] + o lookup1[70];
  assign w0 13 = o lookup1[69]+o lookup1[68];
 assign w0 14 = o lookup1[67]+o lookup1[66];
  assign w0 15 = o lookup1[65]+o lookup1[64];
  assign w0 16 = o lookup1[63]+o_lookup1[62];
  assign w0 17 = o lookup1[61]+o lookup1[60];
  assign w0_18 = o_lookup1[59]+o_lookup1[58];
  assign w0 19 = o lookup1[57]+o_lookup1[56];
```

```
assign w0_20 = o_lookup1[55] + o_lookup1[54];
 assign w0_21 = o_lookup1[53]+o_lookup1[52];
 assign w0 22 = o lookup1[51]+o_lookup1[50];
 assign w0 23 = 0 lookup1[49]+0 lookup1[48];
 assign w0 24 = o lookup1[47] + o lookup1[46];
 assign w0_25 = o_lookup1[45]+o_lookup1[44];
 assign w0_26 = o_lookup1[43]+o_lookup1[42];
 assign w0 27 = o lookup1[41]+o_lookup1[40];
 assign w0 28 = o lookup1[39]+o lookup1[38];
 assign w0 29 = o lookup1[37]+o lookup1[36];
 assign w0 30 = o lookup1[35] + o lookup1[34];
 assign w0 31 = o lookup1[33]+o_lookup1[32];
// second level description
 assign w1 0 = w0 0+w0 1;
 assign w1 1 = w0 2+w0 3;
 assign w1_2 = w0_4+w0_5;
assign w1_3 = w0_6+w0_7;
 assign w1 4 = w0 8+w0 9;
 assign w1_5 = w0_10+w0_11;
 assign w1_6 = w0_{12} + w0_{13};
 assign w1_7 = w0_14 + w0_15;
 assign w1_8 = w0_16+w0_17;
 assign w1_9 = w0_18+w0_19;
 assign w1 10 = w0 20+w0 21;
 assign w1 11 = w0 22+w0 23;
 assign w1 12 = w0 24+w0 25;
 assign w1_{13} = w0_{26} + w0_{27};
  assign w1_{14} = w0_{28} + w0_{29};
 assign w1_15 = w0_30+w0_31;
// third level description
  assign w2_0 = w1_0+w1_1;
  assign w2 1 = w1 2+w1 3;
  assign w2_2 = w1_4 + w1_5;
  assign w2_3 = w1_6 + w1_7;
 assign w2 = w1_8 + w1_9;
 assign w2 5 = w1 10+w1 11;
  assign w2 6 = w1 12+w1 13;
  assign w2 7 = w1 14+w1 15;
// fourth level description
  assign w3 \ 0 = w2 \ 0+w2 \ 1;
  assign w3 1 = w2_2 + w2_3;
  assign w3 2 = w2 4+w2 5;
  assign w3 3 = w2 6+w2 7;
// fifth level description
```

```
assign w4 \ 0 = w3 \ 0+w3 \ 1;
  assign w4 1 = w3 2+w3 3;
// sixth level description
  assign arr = w4_0+w4_1;
  // assign all ones = w4 0+w4 1;
iclass comp1 1 {LEADONES} {out arr, in ars} {in o lookup1, out leading ones} {
}
// Method :
//
// Step 1 : result tmp = o lookup1>>(63-Value(ars))
// Step 2 : result = count ones (result tmp)
// First step is implemented as o lookup1>>~ars[6:0]
//
// Count occurrence of all ones in the 64 bit bitmap array
// Method is 32 1-bit adders at the first level
                16 2-bit adders at the second level
//
//
                8 3-bit adders at the third level
                4 4-bit adders at the fourth level
//
                2 5-bit adders at the fifth level
//
11
                1 6-bit adder at the sixth level
//
// Reason for parallelism is to speed up performance of
\ensuremath{//} addition. Hardware implementation for multi-bit adders
// is implemted as ripple carry adders.
// In order to understand the number of stages in this
// implemetation
// 6 XOR stages at the RTL level.
// 15 CARRY STAGES (1+2+3+4+5)
// Totaling 21 stage design
reference LEADONES {
  wire[1:0] spw0_0;
  wire[1:0] spw0_1;
  wire[1:0] spw0 2;
  wire[1:0] spw0 3;
  wire[1:0] spw0_4;
  wire[1:0] spw0_5;
  wire[1:0] spw0_6;
  wire[1:0] spw0 7;
  wire[1:0] spw0 8;
  wire[1:0] spw0 9;
  wire[1:0] spw0 10;
  wire[1:0] spw0 11;
  wire[1:0] spw0 12;
  wire[1:0] spw0 13;
  wire[1:0] spw0 14;
  wire[1:0] spw0 15;
  wire[1:0] spw0_16;
  wire[1:0] spw0 17;
```

```
wire[1:0] spw0 18;
 wire[1:0] spw0_19;
 wire[1:0] spw0_20;
 wire[1:0] spw0 21;
 wire[1:0] spw0 22;
 wire[1:0] spw0 23;
 wire[1:0] spw0 24;
 wire[1:0] spw0 25;
 wire[1:0] spw0 26;
 wire[1:0] spw0 27;
 wire[1:0] spw0 28;
 wire[1:0] spw0_29;
 wire[1:0] spw0_30;
 wire[1:0] spw0_31;
// second level description
 wire[2:0] spw1 0;
 wire[2:0] spwl 1;
 wire[2:0] spw1_2;
 wire[2:0] spw1_3;
 wire[2:0] spw1_4;
 wire[2:0] spw1_5;
 wire[2:0] spw1_6;
 wire[2:0] spw1 7;
 wire[2:0] spw1 8;
 wire[2:0] spw1 9;
 wire[2:0] spw1_10;
 wire[2:0] spwl 11;
 wire[2:0] spw1_12;
 wire[2:0] spw1 13;
 wire[2:0] spw1 14;
  wire[2:0] spw1 15;
  wire[3:0] spw2_0;
  wire[3:0] spw2 1;
  wire[3:0] spw2 2;
  wire[3:0] spw2_3;
  wire[3:0] spw2_4;
  wire[3:0] spw2 5;
  wire[3:0] spw2 6;
  wire[3:0] spw2 7;
// fourth level description
  wire[4:0] spw3 0;
  wire[4:0] spw3 1;
  wire[4:0] spw3_2;
  wire[4:0] spw3_3;
// fifth level description
```

```
wire[5:0] spw4 0;
 wire[5:0] spw4 1;
 wire[6:0] result;
 wire[95:0] lookup1 sp;
 assign lookup1_sp = (o_lookup1>>(~ars[5:0]));
         spw0 0 = lookup1 sp[95] + lookup1_sp[94];
 assign
         spw0 1 = lookup1 sp[93] + lookup1 sp[92];
 assign
 assign
        spw0 2 = lookup1 sp[91] + lookup1 sp[90];
 assign spw0 3 = lookup1 sp[89]+lookup1_sp[88];
 assign spw0 4 = lookup1 sp[87]+lookup1 sp[86];
 assign spw0 5 = lookup1 sp[85] + lookup1 sp[84];
 assign spw0 6 = lookup1 sp[83]+lookup1_sp[82];
 assign spw0 7 = lookup1 sp[81] +lookup1 sp[80];
 assign spw0 8 = lookup1 sp[79]+lookup1_sp[78];
 assign spw0 9 = lookup1 sp[77] +lookup1 sp[76];
 assiqn
         spw0_10 = lookup1_sp[75] + lookup1_sp[74];
 assign spw0 11 = lookup1 sp[73]+lookup1_sp[72];
 assign spw0 12 = lookup1 sp[71] +lookup1 sp[70];
 assign spw0 13 = lookup1 sp[69]+lookup1 sp[68];
 assign spw0 14 = lookup1 sp[67] + lookup1_sp[66];
 assign spw0_15 = lookup1_sp[65]+lookup1_sp[64];
 assign spw0 16 = lookup1 sp[63]+lookup1 sp[62];
         spw0 17 = lookup1 sp[61] + lookup1 sp[60];
 assign
 assign spw0 18 = lookup1 sp[59] +lookup1 sp[58];
 assign spw0 19 = lookup1 sp[57] + lookup1 sp[56];
 assign spw0 20 = lookup1 sp[55] + lookup1 sp[54];
 assign spw0 21 = lookup1 sp[53]+lookup1 sp[52];
 assign spw0_22 = lookup1_sp[51]+lookup1_sp[50];
 assign spw0_23 = lookup1_sp[49] + lookup1_sp[48];
 assign spw0 24 = lookup1 sp[47] +lookup1 sp[46];
 assign spw0 25 = lookup1 sp[45] +lookup1 sp[44];
 assign spw0 26 = lookup1 sp[43]+lookup1_sp[42];
 assign spw0 27 = lookup1 sp[41]+lookup1_sp[40];
 assign spw0_28 = lookup1_sp[39]+lookup1_sp[38];
 assign spw0_29 = lookup1_sp[37] +lookup1_sp[36];
 assign spw0 30 = lookup1 sp[35]+lookup1 sp[34];
 assign spw0 31 = lookup1 sp[33]+lookup1 sp[32];
// second level description
 assign spw1 0 = spw0 0+spw0 1;
 assign spw1 1 = spw0 2 + spw0 3;
 assign spw1 2 = spw0 4+spw0 5;
 assign spw1 3 = spw0_6 + spw0_7;
  assign spw1 4 = spw0 8+spw0_9;
  assign spw1_5 = spw0_10+spw0_11;
  assign spw1 6 = spw0 12 + spw0 13;
```

```
assign spw1 7 = \text{spw0} 14 + \text{spw0} 15;
 assign spw1 8 = spw0_16+spw0_17;
 assign spw1_9 = spw0 18+spw0 19;
 assign spw1 10 = spw0 20+spw0 21;
 assign spw1 11 = spw0 22+spw0_23;
 assign spw1 12 = spw0_24+spw0_25;
 assign spw1_13 = spw0_26 + spw0_27;
 assign spw1 14 = spw0_28+spw0_29;
 assign spw1_15 = spw0_30+spw0_31;
// third level description
 assign spw2_0 = spw1_0+spw1_1;
  assign spw2 1 = spw1 2 + spw1_3;
  assign spw2 2 = spw1_4 + spw1_5;
  assign spw2 3 = spw1 6+spw1 7;
  assign spw2 4 = \text{spw1 } 8 + \text{spw1 } 9;
 assign spw2_5 = spw1_10+spw1_11;
assign spw2_6 = spw1_12+spw1_13;
  assign spw2 7 = spw1_14 + spw1_15;
// fourth level description
  assign spw3_0 = spw2_0+spw2_1;
  assign spw3_1 = spw2_2+spw2_3;
  assign spw3_2 = spw2_4 + spw2_5;
  assign spw3 3 = spw2 6+spw2 7;
// fifth level description
  assign spw4 0 = spw3 0 + spw3 1;
  assign spw4 1 = spw3 2 + spw3 3;
// sixth level description
  assign leading ones = spw4 0+spw4_1;
  assign result = {spw4_0+spw4_1-1};
  assign arr = \{result[\overline{6}:0],1'\overline{b0}\}; // 2*(leading ones-1)
                                     // 2*(leading ones-1) gives the
                                     // result used by GETNHOPADDR
// schedule S2 {ALLONES} {def all_ones 1; def arr 1;}
schedule S2 {ALLONES} {def arr 1;}
schedule S2L {LEADONES} {def leading ones 1; def arr 1;}
iclass comp2 {GETNHOPADDRFROMT1} {out arr} {in leading ones, in o lookup1} {}
// If leading ones == 1 then return o_lookup1[31:16] otherwise
// return o lookup1[15:0]
//
reference GETNHOPADDRFROMT1 {
  assign arr = (leading ones == 1) ? o lookup1[31:16] : o lookup1[15:0] ;
```

```
schedule S3 {GETNHOPADDRFROMT1} {def arr 1;}
iclass comp2 1 {GETNHOPADDRFROMADDR} {in ars, in art, out arr} {} {
  out VAddr, out LSSize, in MemDataIn16
}
//
// 16bit load to get nhop from a list
// ars is the 32 bit base address stored in o_lookup1[63:32]
// art is the 16 bit offset from the base address which is
// computed as 2*(leading ones - 1)
reference GETNHOPADDRFROMADDR {
  assign LSSize = 5'b00010;
 assign VAddr = ars[31:0] + art[15:0];
  assign arr = MemDataIn16;
//
//
schedule S3 1 {GETNHOPADDRFROMADDR} {def arr 2;}
iclass load2 sh {GETNHOPFROMT2} {out arr, in ars, in art} {} {
        out VAddr, out LSSize, in MemDataIn16
}
11
// 16 bit load to get nhop from T2_RIB
// ars is the base address &(T2_RIB[0])
// art is the offset which is computed from INDEXFORT2
//
reference GETNHOPFROMT2 {
  assign LSSize = 5'b00010;
  assign VAddr = ars[31:0] + art[15:0];
  assign arr = {6'b0, MemDataIn16[15:6]};
11
schedule S4_S {GETNHOPFROMT2} {def arr 2;}
iclass index {INDEXFORT2} {out arr, in ars, in art} {} {
}
//
// Table2 Index = 2*(nhop[14:0]*256) + &(T2_RIB[0])
reference INDEXFORT2 {
  assign arr = \{\{\{ars[7:0],8'b0\}+art[15:0]\}<<1\};
}
11
schedule S6 {INDEXFORT2} {def arr 1;}
```

APPENDIX E -- A Sample of C Code for Route Lookup with New Extended Instructions

```
static unsigned int rt lookup tie (unsigned int ip addr) {
  // get the most significant 18 bits from IP address
  // and appended with 4 zeros since in TIE data is arranged by
  // byte while in T1 RIB by 128 bits.
  unsigned int offset = ((ip_addr>>14)<<4);
  unsigned short int tloffset;
  unsigned int nhpladdr, all_ones;
  unsigned int bytepos_leading_ones, nhpl;
  static T1 Entry *t1_base = &(T1_RIB[0]); // get T1_RIB base address
  static unsigned short *t2_base = &(T2_RIB[0]); // T2_RIB base address
  nhpladdr = LOAD128 (t1_base, offset); // load the 128 bit from T1_RIB
  tloffset = ((ip addr < 18) >> 26); // get the middle 6 bits in ip_addr
  all ones = ALLONES ();
  bytepos_leading_ones = LEADONES (tloffset);
  if (all ones <= 2)
    nhpl = GETNHOPADDRFROMT1 ();
    nhpl = GETNHOPADDRFROMADDR (bytepos_leading_ones, nhpladdr);
  if ((nhpl >> 15) == 0) { // get the marker bit}
    return nhpl>>6;
  else {
    unsigned short int t2offset = ((ip_addr<<24)>>24);
    unsigned int t2segment_n_offset = INDEXFORT2 (nhpl,t2offset);
    return GETNHOPFROMT2 (t2_base, t2segment_n_offset);
  }
}
```

APPENDIX F -- Cycle Count of Route Lookup Function

```
<rt lookup tie>:
              40057504:
00750000:
                             6c1004 entry
                                            a1, 32
              40057504:
00750000:
                                    mov.n
                                            a5, a2
                             d520
              40057507:
00250000 :
                             14fd22 l32r
                                            a4, 40056994
              40057509 :
00255313 :
                             05e314 srli
                                            a3, a5, 14
              4005750c :
00250000 :
                                            a4, a4, 0
                           244200 l32i
              4005750f :
00258399 :
                                            a3, a3, 4
                            0c3311 slli
              40057512 :
00250000 :
                            034660 load128 a6, a4, a3
01043576 :
              40057515 :
                            000461 allones a4
00500000 :
              40057518 :
                           058345 extui
                                            a3, a5, 8, 6
00250000 :
              4005751b :
                           003265 leadones a2, a3
00250007 :
             4005751e :
                                           a4, 3,4005752a
                            6f4305 bgeui
00250000 :
             40057521 :
                            000462 getnhopaddrfromt1 a4
00187163 :
             40057524 :
                            600002 j
                                            4005752d
              40057527 :
00187163 :
                             062466 getnhopaddrfromaddr a2, a6, a4
              4005752a :
00471684 :
                             04f314 srli
                                            a3, a4, 15
              4005752d :
00687163 :
                                    bnez.n a3, 40057538
             40057530 :
                             cc34
00250006 :
                                            a2, a4, 6
                            046214 srli
             40057532 :
00249821 :
                            060000 retw
              40057535 :
00249821 :
                                            a3, 40056998
              40057538 :
                            00000537 :
                                            a2, a5, 0, 8
                             050247 extui
              4005753b :
00000179 :
                                     132i.n a3, a3, 0
              4005753e :
                             8330
00000179 :
                             024263 indexfort2 a2, a4, a2
00000185 :
              40057540 :
                             023264 getnhopfromt2 a2, a3, a2
              40057543 :
00001115 :
                             d10f
                                     retw.n
              40057546 :
00000179 :
total cycles in block "rt_lookup_tie": 6592490
```